Abstract-An investigation of MOS transistor mismatch is undertaken and a methodology is developed for optimizing mismatch without increasing layout area. Dramatic improvements of up to 300% in matching can be realized by selecting the optimum W=L ratio without changing the overall W L area product. The theoretical basis for the obtainable improvements is fully described and an expression is derived and verified by experiment to predict the W=L ratio which gives optimum matching.
In this work, measurements of the mismatch in threshold voltage , maximum transconductance , and drain current were taken.
A. Test Structure
In order to assess the impact on mismatch of varying the ( ) ratio without altering layout area, a test structure of devices with differing and ratios but with identical areas ( ) was laid out. The structures contained adjacent pairs of devices with no special layout features. A large range of transistor geometries were available, for NMOS, while for PMOS the same geometries were available with the exception that the minimum drawn channel length was 0.9 m.
B. Threshold Voltage Mismatch
The work done here concerns the analysis of equal area devices with differing aspect ratios. The relationship shown in (1) below was derived separately in [2] and [3] . The expression predicts the mismatch for adjacent devices with equal layout areas (1) where is a constant. Effective dimensions are defined as follows [10] :
where and are the channel length and width reduction parameters.
is caused by lateral diffusion of the source and drain diffusions, while arises from encroachment of the field oxide into the channel. Fig. 1 shows the effective and drawn widths and lengths for two equal drawn area devices, an NMOS device and a device. Both devices have a layout area of 6.66 m . The shaded area is the effective area for mismatch. The figure illustrates how the geometry of the device severely reduces its effective layout area m , while the device is affected to a much lesser degree m . This effective layout area is strongly correlated to threshold voltage mismatch since other work has shown that substrate charge has a strong effect on mismatch [3] , [7] through the depletion charge term term in (4) below (4) 0018-9200/98$10.00 © 1998 IEEE Equation (1) is restated below with the difference that the effective dimensions for mismatch are now used instead of drawn dimensions (5) In accordance with (5), transistors with larger effective areas will have better matching, i.e., smaller predicted . This is confirmed by measurements. mismatch measurements for PMOS devices are shown in Fig. 2 plotted against (where and have their drawn dimensions), the equal area devices have been labeled. If the equal area devices in Fig. 2 are examined, the following observations can be made.
• For equal drawn layout area devices, those with greater effective areas have better mismatch in accordance with (5).
• For equal drawn layout area devices, as channel length becomes shorter and channel width is relatively wide (large ), the effective layout area is greatly reduced and the matching is poor as predicted by (5).
• For equal drawn area devices, if channel length is relatively long, and width is narrow (small ), the effective area is larger and matching is better. In Fig. 2 , mismatch is plotted against and the graph is clearly not linear. If, however, the data from Fig. 2 is plotted against as shown in Fig. 3 , a linear relationship exists as predicted by (5) . This suggests that the effective dimensions which have been calculated are accurate and representative of the true effective areas for mismatch. The results obtained so far suggest that a further step may be taken, and a general device may be optimized for matching purposes. If the effective area is maximized, it follows from (5) that the mismatch is minimized. The layout area is maximized by differentiating with respect to or , setting the expression equal to zero and solving (6) 
Equation (7) is the drawn ratio which will give optimum matching for any given layout area. The expression is independent of the drawn dimensions and has only process parameters as its arguments. The optimum drawn ratios predicted using (7) for NMOS and PMOS from the 0.8-m process tested were and , respectively. The relationship between threshold voltage mismatch and drawn ( ) may be derived as follows. Equation (5) is restated (8) (9) Using (9), mismatch versus drawn ( ) may be predicted using process parameters and a value for (slope of the fitted line) obtained from Fig. 3 . The predicted and measured PMOS mismatch versus ( ) is shown in Fig. 4 . A clear increasing trend of mismatch with ( ) ratio is apparent from Fig. 4 for equal area devices. The figure shows good agreement between measured mismatch and mismatch predicted using the effective layout area dimensions.
C. Mismatch
is a combination of other parameters (10) where is the channel mobility and is the gate oxide capacitance. Some variation in mobility will exist for different geometry devices, however, gate oxide capacitance will be virtually constant for adjacent devices. Research suggests that mobility variations are likely to be the dominant source of parameter mismatch [2] , [3] . By considering as a function of four random variables [8] and following the derivation in [2] the following expression is obtained:
where and refer to the drawn channel dimensions and , , are constants. The effective dimensions arrived at for mismatch no longer apply since they were derived with the assumption that substrate doping was the dominant source of mismatch, this cannot be assumed in the case of mismatch. Before the advent of submicrometer technologies, the influence of the first two terms on the right hand side of (9) could be neglected because their influence was small when or was relatively large. However, when the drawn is small as is the case here, the influence of these additional terms explains the difference in mismatch between equal area devices. For a short channel device, the term becomes significant and inflates the mismatch. The term is not increased to the same extent for a narrow width device. Owing to the third term in (9), mismatch will follow the same general trend as mismatch (i.e., Mismatch ) except in the case of short channel devices which will tend to have inflated mismatch. Measured mismatch for PMOS devices is shown in Fig. 5 plotted against (where and have their drawn dimensions). The equal area devices have been labeled on the graph. Fig. 5 shows that the difference in mismatch for equal area devices is much greater than the corresponding difference in mismatch for the same devices. The mismatch data in Fig. 5 is consistent with the theoretical predictions described above, where devices with short channels show greater measured mismatch. If the mismatch data in Fig. 5 is plotted against 
drawn (
), a similar increasing linear trend is seen as was seen for mismatch in Fig. 3 . It is apparent that in the case of mismatch for equal drawn area devices, as was the case for mismatch, a wide channel device with short channel length (large ratio) has poorer matching than an equal area narrow channel transistor with relatively long channel length (small ratio). This difference in matching can be as much as 300% (see Fig. 5 ).
D. Drain Current Mismatch
Drain current mismatch measurements were made on both NMOS and PMOS devices in the linear and saturation regions.
The relationship between drain current mismatch and the 
where and are the measured mismatches in and . The variations in mismatch between equal area devices which have been observed in and are transferred to mismatch through the relationship shown in (12) above. Fig. 6 shows measured linear region ( V) drain current mismatch data taken from NMOS devices for a range of gate biases from threshold voltage up to 5 V. The equal area devices have connected data points. Below threshold (threshold voltage is approximately 0.8 V for NMOS on this process), mismatch reaches a maximum and levels out in the subthreshold region. The graphs show that mismatch improves steadily as gate bias increases in accordance with (12). A comparison between the matching performance of the equal area devices reveals that the same trends are present for drain current mismatch as were observed for and mismatch, namely that devices with a small ratio have better matching than equal area transistors with a large ratio. Drain current mismatch shows very dramatic improvements in matching for equal area devices of up to 500% obtained simply by selecting a smaller ( ) ratio and without increasing layout area. It is also interesting to note that in Fig. 6 , the device with the best matching performance is not the largest drawn area device, i.e., ( ), but rather the ( ) transistor has the best matching for all values of gate bias. By the same token, the device with the worst matching performance is not the smallest drawn layout area device, but the ( for PMOS) transistor owing to the fact that it has minimum channel length and a large ratio. Such observations are useful when considering matching issues for circuit design. Drain current mismatch data taken from the saturation region of operation ( V) showed identical trends to those seen in Fig. 6 . Likewise, mismatch data taken from PMOS devices showed similar trends to those observed for NMOS.
II. CONCLUSION
A test structure was designed to assess the influence of aspect ratio ( ) on mismatch. The test structure incorporated many devices which had identical drawn layout areas but different aspect ratios. It was shown that for , , and , short channel lengths combined with wide channel widths (large ) degrade matching while relatively long channel lengths and narrow channel widths (small ) vastly improve matching. No mention has been made thus far of speed considerations. The work done here shows how longer channel lengths/narrow channel widths can improve mismatch. There exists a tradeoff with speed since longer channel lengths reduce speed. However, for certain critical analog circuit components such as sense amplifiers for memory arrays, this tradeoff is justified.
